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Apparatus for demodulation and correlation of a code 
modulated 10 MHz signal is comprised of a sample and 
[57l ABSTRACT 
hold analog-todigital ( A D )  converter synchronized 
by a frequency coherent 40 MHz pulse to obtain four 
evenly spaced samples Al,BI,A2 and B2 of each cycle 
of the signal, and means for adding, or subtracting, each 
sample to, or from, one of four accumulators to form 
the sums: 
where 
M1 = 10 MHz Reference. Receiver Code LO' 
M2 = 10 MHz Reference - Receiver Code L90' 
The correlation functions that are used for the range 
measurements are then computed from the following 
equations: 
I = .sl,cos a - sL,sin a 
Q = slQcos a - S L p S i n  a 
where sin a and cos a are determined at the start of 
each range acquisition by forcing the reseiver code for 
both M1 and M2 to be equal to 1 and applying these 
equations: 
SI, =I 
-* 
sina = 
12 Claims, 8 Drawing Figures 
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DIGITAL DEMODULATOR-CORRELATOR 
ORIGIN O F  THE INVENTION 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; USC 2457). 
BACKGROUND O F  THE INVENTION 
This invention relates to a method and apparatus for 
demodulation and correlation of a code modulated sig- 
nal with respect to a reference signal. 
The demodulation and correlation of a coded signal l5 
becomes very crucial in many systems, such as in rang- 
ing systems wherein range is essentially determined 
from the time required for electromagnetic waves to 
make a round trip between a transmitter-receiver and a 2o 
turn-around transponder. Ranging systems are primar- 
ily useful in tracking spacecraft, but may also be useful 
in range tracking of aircraft from a ground station or 
another aircraft. In conjunction with simultaneous op- 
eration of three ground stations, enough accuracy may 25 
be achieved to implement an aircraft collision avoid- 
ance system. Since all of these systems are merely spe- 
cial applications of a ranging system, or are analogous 
to ranging systems in respect to demodulation and cor- 
relation of coded signals, the principles and preferred 30 
embodiment of the invention will be described with 
reference to a ranging system of the type described by 
Warren L. Martin and Richard M. Goldstein in US. 
Pat. No. 3,659,292. 
SUMMARY OF THE INVENTION 
Demodulation and correlation of a code modulated 
signal received with a reference code signal (receiver 
code) is accomplished with automatic operation and 
improved stability by sampling the received signal and 40 
converting each sample to digital form. Sampling is 
controlled by a frequency coherent signal that is stable 
at a frequency four times the signal to be demodulated 
and correlated such that four equally spaced samples 
Al, B1, A2 and B2 are obtained at the same phases of 45 
the signal during successive cycles. Each sample is 
added or subtracted to or from one of four accumula- 
tors to or from the separate sums. 
The invention described herein was made in the per- 5 
10 
35 
50 
s1, = I: (A1 - A2) M1 Slp = z: (A1 - A2) M z  
Sz,=):(Bl-B2)Ml sZe=Z(B1-B2)M2 
r t 
t t 
where M1 is a reference signal at the frequency of the 55 
received signal multiplied by the receiver code, and M2 
is the reference signal multiplied by the receiver code 
delayed 4 cycle. The correlation functions are then 
computed according to the following equations: 60 
I=SI~wsa-SZ~~rsina 
Q = Slqcosa - a s i n  a 
where sin a and cos a are determined in advance by 65 
forcing the receiver code in the products of M1 and M 2  
to be equal to 1, while forming sums in the accumula- 
tors, and computing 
S1f Si 
= \Is1;+Ps2; 
q = u Si;+es2; 
S f  s2 
wsa = 
As a further feature of the invention, the multipliers M1 
and M2 are each multiplied by a squarewave chopper 
signal having a period that is long relative to the period 
of the received signal to foreclose contamination of the 
received signal by leakage from either of the other two 
terms of the multipliers. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a functional block diagram of a spacecraft 
sequential ranging system which may empfoy the pres- 
ent invention to advantage. 
FIG. 2 illustrates in a graph the inphase, I, and quad- 
rature, Q, correlation functions of two squarewave 
signals which may be the received range code com- 
pared with a receiver code in the system of FIG. 1 for 
ranging. 
FIG. 3 illustrates inphase correlation functions for 
three successive codes in the sequential acquisition 
ranging system of FIG. 1. 
FIG. 4 illustrates the functional technique for com- 
paring the received range code with a receiver code in 
the system of FIG. 1. 
FIG. 5 illustrates in a functional block diagram the 
demodulation and correlation of the present invention. 
FIG. 6 is a sample timing diagram useful in under- 
standing the present invention. 
FIG. 7 is a block diagram of a preferred embodiment. 
FIG. 8 illustrates the organization of an arithmetic 
unit in the preferred embodiment of FIG. 7. 
DESCRIPTION O F  PREFERRED 
. EMBODIMENTS 
Before describing a preferred embodiment, the the- 
ory or ranging will be described in order to better ap- 
preciate the improvement of the present invention over 
the basic binary coded sequential ranging system of the 
prior U.S. Pat. No. 3,659,292 (commonly referred to as 
the p-type system). Ranging is essentially a matter of 
determining the period of time an electromagnetic wave 
takes in traversing the round-trip distance from a base 
station to a transponder. Commonly called the round- 
trip-light time (RTLT), this period is measured through 
the use of a carrier modulated by some repetitious code, 
termed a range code. Transponded, the code is returned 
to the base station on a return carrier. The returned 
code appears phase delayed from that being transmitted 
due to the round-trip travel time. This phase delay is the 
basis for the range determination. 
Phase delay translates directly into a measure of dis- 
tance if the code's period is greater than the RTLT. 
This requirement presents no real problem for short 
distances as would be the case in such applications as 
surveying on earth or measuring the distance of aircraft, 
but for measuring the range of spacecraft, where the 
code period is some fraction of the RTLT, there is some 
difficulty because the range measurement is ambiguous. 
For example, if the transmitted and returned codes have 
periods of 1 second, and differ in phase by 180", then the 
RTLT to the spacecraft could be 0.5, 1.5, 2.5 . . . 
(ns0 .5)  seconds (for any integer n). This ambiguity 
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results due to repetition of the code during the RTLT to 
a spacecraft. RTLT’s to spacecraft are typically on the 
order of tens of minutes for missions to neighboring 
planets, and hours for missions to more distant bodies 
such as Uranus. Unambiguous resolution of such dis- 
tances would require codes of comparable periods. 
Both the generation and the phase measurement of such 
codes is impractical. Fortunately, it is possible to make 
an a priori estimate of the spacecraft’s range which 
reduces the distance (phase delay) which must be re- 
solved. The code period then need be only greater than 
the uncertainty of the a priori estimate since the number 
of code periods within the predicted distance can be 
computed. Adding the predicted number of code peri- 
ods to the fractional period measured by the p-type 
system results in an unambiguous range determination. 
Although measurement precision is conceptually 
quite distinct from ambiguity, it too is related to the 
code period. However, unlike ambiguity, the precision 
to which the returned code phase can be measured 
increases as the code period decreases. For example, if 
a precision of 10 nanoseconds is required and the code’s 
period is 1 minute, then phase must be resolved to one 
part in 1O’O. This is a very difficult, if not impossible, 
task. However, if the code period is 2 microseconds, the 
same precision requires measurement to within only one 
part in 200. 
The p-type system balances the conflicting require- 
ments of ambiguity resolution and measurement preci- 
sion through the use of several squarewave range codes. 
Related by powers of two, these codes are transmitted 
sequentially starting with the highest frequency, which 
establishes the precision of the measurement, and end- 
ing with the lowest which has minimum ambiguity. The 
preferred embodiment of the present invention makes 
available codes from about 8 MHz to approximately 1 
Hz. This gives the system a maximum ambiguity resolu- 
tion of 3 x 108 meters and a precision in the neighbor- 
hood of a fraction of a nanosecond. 
The p-type system of the preferred embodiment is 
operated as part of a deep-space-network @SN) track- 
ing station. Its relation to other ground based subsys- 
tems and to a spacecraft is shown in FIG. 1. The system 
is comprised of a ground station exciter-transmitter 10, 
X- and S-band receivers 11,12 and dual channel sequen- 
tial ranging circuits 13. The X- and S-band receivers 
also employ doppler extractors 14, 15 to provide four 
doppler rate aiding signals X-DOP (0”, 90”) and S-DOP 
(OD, 90”). However, only the I.F. (10 MHz) signals from 
the X- and S-band receivers are utilized to obtain the 
improvement in the range data output of the present 
invention. A spacecraft transponder 16 receives range 
codes on an S-band carrier and returns range codes on 
X- and S-band carriers. 
The ranging process starts with the generation of a 
range code in the ranging circuits 13. The range code is 
derived from a 66 or 132 MHz frequency reference by 
successive division by powers of two, and the frequency 
reference is moduced by a stable generator 17. The 
range code is’ phase modhated ontothe uplink carrier 60 microseconds. 
via modulator 18 and frequency multiplier 19,.and trans- 
appropriate antenna. The transponder aboard a space- 
craft is phase-locked to the uplink carrier. It multiplies 
velop, respectively, S- and X-band downlink carriers. 
Concurrently, the received range code is coherently 
detected, filtered in a 1 MHz pass-band channel and 
mitted to the spacecraft via a power amplifier 20 and an 
the carrier frequency by 240/221 and 880/221 to de- 65 
?r (1) 0 S +c < T given - I > 0, Q > 0 
7 = + ( * )  
ir (2) 5 & <R given I < 0, Q > 0 
4 
hard limited, all in a receiver 22, for demodulating the 
two down-link carriers in X- and S-band transmitters 
23,24. 
The down-link X- and S-band signals are received by 
5 the receivers 11 and 12 which are phase-locked respec- 
tively to the X- and S-band carriers. These receivers 
provide the 10 MHz I.F. signals modulated with the 
range code to the ranging circuits 13 which indepen- 
dently measure the S- and X-band range. The ranging 
10 system shown thus has two separate and identical rang- 
ing channels, one for X-band, and one for S-band. Only 
the range measurement for the X-band channel will be 
described. It is to be understood that the description 
applies equally to the S-band channel, except for the 
frequencies involved. 
The received range code phase differs from that 
transmitted due to RTLT and frequency change due to 
Earth-spacecraft relative doppler, as well as lesser 
phase and frequency variations due to the transmission 
2o medium. It is impossible to determine the phase differ- 
ence of two squarewaves whose frequencies are not 
identical. Therefore, before range can be determined, 
the doppler effect must be removed. The preferred 
embodiment uses a second code, termed the receiver 
25 code, to accomplish this. In all respects this code is 
identical to the transmitted range code. The code is 
based upon the same 66 or 132 MHz reference used for 
the range code. Just prior to completion of a RTLT 
3o after start of the ranging sequence, the receiver code is 
synchronized to the transmitted range code, i.e., they 
are made identical. Following synchronization, how- 
ever, the receiver code is modified by adding properly 
scaled doppler from the doppler extractor to the 66 or 
35 132 MHz reference. This process, known as doppler 
rate aiding, causes the receiver code to instantaneously 
become a frequency coherent model of the received 
signal. In other words, it becomes identical to what the 
transmitted range code would be if the transmitted 
40 range code were. modified by doppler. The necessary 
code phase measurement can now be made at leisure 
since the received range code and the receiver code 
remain in a fixed phase relationship. The resulting range 
determination is equivalent to the “backward looking” 
45 time of flight at the instant that the receiver code be- 
comes rate-aided. This instant is called time TO. How- 
ever, doppler rate aiding is not a part of the present 
invention; only a part of the preferred embodiment. 
To mechanize the range code phase measurement, 
50 two correlation voltages are computed for each chan- 
nel. The first voltage, called an inphase voltage, I, is a 
direct comparison of the received range code with the 
receiver code; The second voltage, called quadrature 
voltage, Q, is an analogous comparison of the received 
55 code with the receiver code delayed by one quarter of 
a code bit period. FIG. 2 shows how the inphase (I) and 
quadrature (Q) correlation voltages vary as a function 
of T, the phase difference. Given any values of I and Q, 
the following equations may be used to determine 7 in 
4,112,497 
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slow drift of the measured phase delay. The measured 
drift, known as differential range versus integrated dop- 
pler (DRVID), can be used to determine the time rate 
of change of the total columnar electron content of the 
5 ray path. To both measure this drift and redetermine the 
initial phase measurement, the ranging program repeats 
the highest frequency component and remeasures its 
phase delay after the range acquisition is complete. 
Although these remeasurements can be performed at 
10 the correlation function peak, up to a 5 db improvement 
in performance is obtained by retarding the receive 
code by one eighth of the code period. Note from FIG. 
16 X 2N 2 that this is the “equal-power” point where both the 
3 X F . 9  ’ quadrature and in phase voltages have equal magnitude. 
15 To further increase the amount of DRVID data, the 
N = code number (e.g., 1 for 4 MHz to 23 for 1 Hz), highest frequency component is, at the operator’s op- 
Fs = exciter synthesizer frequency (approximately 44 tion, transmitted concurrently with all low frequency 
MHz) from which the 132 MHz reference is derived by components, except the second, during the resolution of 
multiplying by 3. The ranging circuits first determine range ambiguity. DRVID data is then available 
the phase delay for the highest frequency code to estab- 20 thoughout the ranging acquisition. 
lish the range measurement precision. The same deter- While the ranging algorithm has remained essentially 
mination on a series of lower frequency codes resolves unchanged, the present invention represents a marked 
the range ambiguity. Because each code iS derived from advance and departure from earlier system in the range 
the same binary counter, they are Phase COherent. code demodulation and correlation circuit. Whereas the 
Therefore it is not necessary t0 aCtUdy measure the 25 circuit of earlier systems described in the af0r-d pa- 
Phase of component except the first one. FIG. 3 tent and other similar systems were purely analog, the 
shows the inphase correlation functions for three SUC- circuit of the present invention is wholly digid. H ~ ~ -  
cessive range components CI, C, and C3. m e  qwdra- ever, the departure is more extensive than that, as will 
ture function has been omitted for clarity.) Naturally, be evident from the foll0hg discussion of 
their respective correlation functions are coherent. As- 30 demodulation and correlation and dmrip- 
CI indicates a phase delay of r, the true (or least ambigu- 
1 . . . R). putting the value into the range tally, and 
retarding the receiver code by the same amount, moves 35 in FIG. 4. A 10 mZ I.F. 
the observed point on the correlation function to a peak 
beled A, B, C, or D). Because the correlation functions 
are coherently related, the range code C, correlation 
function will now be at either a positive or negative 40 after 
peak. If the peak is positive, the component can be 
ignored since it is already in phase and makes no contri- 
negative then one half of the range code bit period is 
added to the range tally and once again, the receiver 45 allowed to take on the values 
code is delayed by the same amount. This is illustrated 
by assuming the code C1 measurement to be at rR. The 
first retardation would leave the receiver code at A. 
The correlation function of code C, is negative; there- 
fore the receiver code would be moved to point B after 50 
Since the correlation function of the ranging code C3 is 
-continued 
I T = -  : ( - + I )  
377 (3) 77 S +<< T g i v e n  I < 0, Q < 0 
7 = + ( & + 2 )  
5 +,< *given I > 0, Q < 0 
T I  7 = -  -4 ( 1 - Q  +’) 
Where T = -
s-g that the original @@est frequency) component 
ow) range point can be any of the points marked ri(i = 
tion of the demodulation and correlation circuit of the 
The process by which the r e t a d  range d e  is
present invention in a preferred 
compared to the transmitted code is s h o w  functionally 
from the 
station receiver, To demodulate the range code, a 10 
control with the I.F. carrier and 
both signals applied to a mixer 31. me mixer product 
and amplifying in a fdter-amplifier 32, is 
thebaseband squarewavecodesignal. 
Two additional mixers 33, 34 are used to multiply the 
If two squarewaves are 
and input to the 
is 
for the highest frequency code (one of the points la- MHz reference is adjusted through a phase 
30 to 
bution t0 the range tally. If, On the other hand, it iS baseband squarewave with the receiver code and the 
receiver code delayed by 
mixer, the mixer output takes on the product values -c 
according to the following table: 
RECEIVED 
CODE 
BASEBAND MIXED MIXER 
CODE 
- 1  - I  +1 
+1 +1 +1 code is delayed. This final shift leaves the receiver code 55 
at point D. The code phase delay is then determined to 
be equal to rk Note that while the first component must It is easy to visualize that if the phase difference be- 
be explicitly measured, the succeeding component mea- tween the two signals is o”, then the output is always 
surements consist only of determining the sign of the + 1, but if it is 900, the output is alternately + 1 and - 1, 
inphase correlation voltage. 60 a squarewave with half the baseband code period. 
So far, only ideal conditions have been discussed. In Given a phase difference of 18o”, the output is always 
practice, charged particle plasmas, both ionospheric -1. For any other phase, the output is a pulse train 
and interplanetary, corrupt the received signal. The whose +1 duty cycle is proportional to the phase dif- 
range measurement is affected in two ways due to a ference. Integration of the mixer outputs results in val- 
plasma medium. First the range modulation is decreased 65 ues related to the duty cycle and integration time. Nor- 
in frequency (thereby corrupting code phase) and sec- malizing the integrated values by their maximum yields 
ond the carrier is increased in frequency by a l i e  the I and Q correlation functions in integrator normal- 
amount (thereby corrupting doppler). This causes a izer 35 and integrator normalizer 36, respectively. Inte- 
it is delayed by one half of the bit period of code C,. 
negative at this point, one half of the bit period of code -1 +1 -1 
C3 would be added to the tally and again the receiver +1 - 1  -1 
OUTPUT 
7 
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gration also averages the received random noise com- 
ponents in the I and Q functions. Demodulation and 
correlation of the range code is now complete. 
Phase adjustment of the 10 MHz reference is crucial 
to best performance of the system. Any misadjustment 5 D is the Signal amplitude in digital form, and M(t) is 
degrades the values of the I and Q functions with re- the range code modulation k Sin (02) where k is 
spect to noise. Prior to ranging, this phase control is the modulation index. 
"calibrated" or so adjusted as to null the 10 M& corn- Assuming that the multiplication terms M1 and M2 
ponent in the fist mixer output. This is the q w a t w e  applied to multipliers 44 to 47 in FIG. 5 are in each case 
point required for phase demodulation. m e  cone- 10 the 10 MHz squarewave signal from the phase-locked 
sponding carrier-phase calibration of the present inven- loop, the effect is to multiply samples A1 and B1 by 1 
tion is fully automatic, as be described in the fol- and samples A2 and B2 by -1. Under noise-free condi- 
lowing discussion of FIG. 5. tions, the outputs SII, S2,, s1Q and s2Q of the discrete 
Earlier sequential ranging equipment achieved cross integrators 48 to 51, respectively contain the following 
correlation of received and local codes at 10 MHz using Values Over a 10 MHz cycle: 
balanced mixers 33 and 34 shown in FIG. 4. Since the 
code had not been demodulated from the I.F. carrier, (9) 
(10) 
E2 = Dsin [a +3?r/2+ M(f)] (8) 
Where: 
SI; = SI4 = AI-A2 = 2Dsin (a + M(f)) 
and the system bandwidths were relatively wide, small S2; = = B1-E2 = ~ D C O S  (a + M(f))  
phase instabilities in the analog equipment did not affect 
adjustment of the phase shifter 30 used to align the 10 
MHz reference in quadrature to the receiver's 1.F. car- 
rier* and these adjustments were required to be made 
under strong signal conditions to prevent noise from 25 are defmed by: 
obscuring the desired null. Thus, as the received signal 
compensate, phase shifts occurred rendering the previ- 
ous phase adjustment improper. While the resultant 
losses were small, they nevertheless represented a sys- 
tem deficiency. Furthermore, phase adjustments were 30 simple trigonometV yields: 
but once a day, so changes occurring throughout the 
day would not be detected until the following day. The 
present invention overcomes these and other problems 
as will become evident from the following description 35 terms 
of FIG. 5. 
Referring now to FIG. 5, the demodulation and cor- 
relation of the range code is digital. Two advantages are 
realized over analog techniques, stability and fully auto- 
matic operation. me important distinction this 
incoming I.F. signal is 
and digitized by an A/D converter 40. Discrete samples 
thereby created are processed to produce the same I 
and Q functions previously discussed with reference to 45 
FIG. 4, but in a distinct manner with greater accuracy, 
the group delay. However, the system did require 2o where the primed terms designate the unprimed terms 
integrated over one 10 MHz cycle. The outputs, I and 
Q, are computed through transformation blocks 52 and 
53 which are preferably implemented with software and 
(11) 
(12) 
became weaker, and the receiver AGC adjusted gain to I = SI, cos a-21 sin a 
Q = S I P  cos a - a  sin a 
i' = g = 2D M(r) = ZDk sin [aj] (13) 
where the primed terms again designate the unprimed 
MHz cycle. From Equa- 
tion (13) it should be apparent that the range code has 
been demodulated. 
The remaining task is to correlate the demodulated 
range code against the output of the receiver coder. 
integrated for time t sufficiently large in integrator 52, 
as follows: 
Over one 
technique and that represented in FIG. 4 is that the all0w the I' given by Equation (13) to be 
I = Z P = I: 2 .  D .  k. sin [o,f] 0 (14) t t  
even with weaker Signals. The samples are routed and 
by 40 Mm 2o MHz, and lo MHz 
by a Phase-1ocked loop pLL) 41 
nized to the 10 MHz reference of the base station. As 50 0, then I is equal to 
shown in FIG. 6, the sample and hold periods of the 
For t sufficiently large, I = Q 0. The next step is for 
the right side of Equation (14) to be multiplied in multi- 
plier 44 by the t 1 squarewave k sin [ % ( t + ~ ) ] .  If 7 
Z 2 . D . k  
t 
A D  converter 40 is controlled by the 4b MHz signal. 
Four samples, Al, B1, A2, and B2 are taken for each 
cycle of the 10 MHz I.F. input. Samples A1 and A2 are 
routed to path PI by a switch circuit 42 under control of 55 If, however, T is equal to 4 of the code period, then 
the 20 MHz signal. Similarly, B1 and B2 are routed to 
path P2 by a switch circuit 43 under control of the com- 
FIG. 6 shows a phase offset, 4, between the 10 M H z  
station reference and the 10 MHz I.F. input. Sample A1 60 
is then taken at the point 4 + w/4. If 4 + w/4 is desig- 
nated as a, the following equations may be written for 
each of the samples (ignoring noise): 
(15) I = I: 2 a D a k sin [ad] sin to$ + f ] plement 20 MHz of the 20 MHz signal. t 
= z 2 * c i .  k - f  sin[2og] = O  for large t 
If 7 is equal to 1 of the code period, 
AI = Dsin [a + M(t)] 
A2 = D sin [a + ?r + M(t)] 
I = Z 2 ,  D .  ksin [a$] sin [a# + T] 
= Z 2 . D k sin [a$] (- 1) sin [a$] 
= - Z 2 . D . k f o r l a r g e . c  
t 
t 
(') 65 
(a) 
t 
E1 = D sin [a + r / 2  + M(f)] m 
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Observe that if the multiplying squarewave is the re- compatability with older DSN equipment. Reference 
ceiver code, then the values Ofthe correlation curve I in will hereafter be made to only the 132 MHz reference to 
FIG. 2 are obtained. The values of the correlation curve 
Q in FIG. 2 Can be obtained in accordance with the AS just noted, the coder 60 consists of 24 flip-flops 
Present invention in a strictly analogous way in block 5 arranged as a binary counter. Repeater flip-flops at the 
53. output resynchronize the code with 16.5 MHz from the 
divider 62 effectively tying the code to the 132 MHz 
10 MHz squarewave reference times the receiver code. reference, thus promoting stability. 
receiver code by Of the code period* These lo circuit 64. This circuit functions not only to reduce the products M1 and M2 are and 55 132 MHz to 16.5 MHz, but also to phase shift the re- which i~~ mechanized very by exclusive-oR ceiver code. Independent divide by 8 counters provide 
circuits. Equation (1 1) applied to Sl1 and S2, yields the 
inphase values I while Equation (12) applied separate control for receiver code relative to the trans- 
to slQand ~ 2 ~ y i e l d s  the quadrature correlation values 15 mitter code. 
remains to be discussed: the 
determination of cos a and sin a for use in Equations 
(1 1) and (12). First, from Equations (9) and (lo), if ~1 
and M2 are the 10 MHz reference: 
illustrate an exemplary embodiment. 
To mechanize mution (I6), M1 is defined to be the 
M2 the reference by the A receiver coder 63 is preceded by a +8 pulse adder 
in 
Q. Both demodulation and correlation are now The Output Of  the Circuit 64 iS used to adjust the p h a  
H ~ ~ ~ ~ ~ ~ ,  one of the receiver code with respect to the transmitter 
code. Adjustment commands may come from either a 
data processor (DP) 65 or from a doppler conditioning 
circuit 66 which receives doppler information from the 
2o doppler extractor 15. The circuit 64 effectively serves 
to delete a clock pulse in the retard (RTD) mode, or to 
delete a counter state, thus shortening the count se- 
quence, in the advance (ADV) mode. 
Because the 132 MHz reference is derived from the 
25 44 MHz transmitter frequency synthesizer, the code is a 
subharmonic of the transmitted carrier. This relation- 
(19) ship is a condition precedent to using the doppler ex- 
tractor for rate aiding the receiver coder. However, 
(20) 3o because the link through the spacecraft involves fre- 
quency multiplication (240/221 for S-band; or 880/221 
for X-band), the received doppler must be properly 
scaled before it can be used. Scaling is accomplished by 
T h e d ~ k ~ t i o n  Of sin a and cos a in blocks 56 and 57 applying the inverse multiplier and dividing until the 
is equivalent to “calibration” of the station reference doppler frequency has been reduced to one 
to ‘ Of *e ’’ IdHz ’ the mixer ple). S-band scaling is accomplished by deleting 19 of Output, but determination Of sin a and cos a is done every 240 doppler cycles providing the ratio 221/240. 
at the start Of To be useful, the doppler frequency must be further 
Id’ and M2 to be “’” via switches 58 and 59’ frequency. Direction of spacecraft travel is determined 
and 57 where muations and (20) are mechanized’ pler signals. In one case the 90” signal leads the refer- 
preferably by software. After “calibration”, multipliers ence whereas in the other it lags the reference. M1 and M2 are again The codes thus developed by the transmitter coder 60 receiver code and the 10 MHz reference. 
It should be noted that noise-free signals Were as- and the receiver coder 63 are employed for the trans- 
sumed t~oughou t  his discussion. Noise is, of course, mission of a range code on the S-band up-link and for 
part of real the sampling of the correlation of the range code received on the S- or 
additive noise in signd as well as the range-cde 50 S-band receiver 12 (FIG. 1) there is provided a single 
the digidly computed I and Q functions become wideband amplifier with automatic gain control to pro- 
a representation of the inphase and vide a 10 MHz input signal to the A / D  converter 40 
range code correlation values which would be obtained (shown both and in 7)* 
from an ideal analog demodulator and correlator. Comparing FIG. 7 with FIG. 5, it is apparent that, in 
An exemplary implementation of the demodulator- 55 the exemplary implementation, the two channels (0” 
conelator of FIG. 5 for one channel (the S-band chap  and 90’) are retained, and that code correlation is ac- 
riel) of the dual &-el sequential ranging system 13 of complished using high speed arithmetic units 68 and 70. 
FIG. 1 is shown in FIG. 7. The X-band channel is iden- Thereafter, numbers representing the degree of code 
tical. correlation are collected in accumulators 71 to 74, and 
Since there is only one S-band uplink, only one trans- 60 transferred at regular intervals to the data processor 
mitter coder 60 is required to generate the range code over a data bus. A coherent multiplier 75 performs all of 
directed through a code line driver 61 to the phase the functions of the phase-locked loop 41 to produce a 
modulator 18 of the transmitter 10 (FIG. 1). Code gen- 40 MHz sampling command signal and a pair of comple- 
eration is accomplished by dividing the 66 or 132 MHz mentary 20 MHz signals for alternating data through 
reference from the generator 17 (FIG. 1) by 8 in a di- 65 paired accumulators 71 and 72, and paired accumulators 
vider 62 and applying the resultant 16.5 MHz frequency 73 and 74 corresponding to the respective paired awu- 
to a 24stage binary counter in the coder 60. Provision mulators 48 and 50, and paired accumulators 49 and 51 
is made for a 66 MHz reference to be used to maintain in FIG. 5. The coherent multiplier 75 also performs the 
SI, = slQ = p ZD sin ( a + ~ ( ~ ) )  = 20 sin a, for large t. 
SZ, = SZQ = Z 2D cos (a+M(t)) = 20 cos a, for large t. 
(19 
(18) 
I 
I 
From these equations 
SZ =I = = 
Previowb’ done by adjustment of the 10 MHz reference 35 ing to the rate aiding frequency (132 MHz in this exam- 
under computer 
each range 
The 
acquisition by forcing the receiver code in 4o reduced to that which would be found at the rate aiding 
by the phase relationship between the 0” and 90’ dop- s1 and s2 values are input to the 56 
to be the product Of the 45 
M H ~  I.F. input is sufficiently fast to characterize the X-band (the S-band in the example of FIG. 7). At the 
11 
4,112,497 
analogous functions of the multipliers 54 and 55 in pro- 
ducing signals M1* and M2* according to the following 
logic functions: 
MI* = CODE 0’ Q 10 MHz REF @ CHOPPER, 5 
M2* = CODE 90’ Q 10 MHz REF @ CHOPPER, 
where CHOPPER is a low-frequency squarewave sig- 
nal. Both the coherent multiplier and the receiver coder 10 
provide inputs to the arithmetic units 68 and 70. Since a 
completely digital demodulation scheme is employed, it 
is necessary to mix (exclusive-OR) the 10 MHz refer- 
ence with the receiver code. Hence the first two terms 
in these logic functions M1* and M2*. The low-fre- 15 
quency chopper signal is included in these functions to 
foreclose contamination of the received signal by leak- 
age from either the receiver coder or the 10 MHz refer- 
ence. 
the broadband character of this system might allow 
coupling of both code and/or 10 MHz reference 
through the power system into the AGC amplifier of 
the receiver. The result of such leakage is that the sys- 
tem might measure its own delay rather than the desired 25 
round trip distance to the spacecraft. The chopper sig- 
nal prevents that. 
The chopper signal is generated by the computer in 
accordance with a 10 ms station reference, and has a 3o 
50% duty cycle with a total period of 20 ms. The effect 
is to alternately cause the arithmetic unit to add and 
then subtract. Since the computer is generating the 
chopper signal, it knows the current status (i.e., inverted 
or non-inverted) and can decommutate the samples 35 
which are transferred from the accumulators at 10 ms 
intervals. The result is that any leakage occurring prior 
to the chopper is alternately added then subtracted, and 
hence is cancelled while the desired signal from the 
spacecraft is passed. Measurements indicate that the 40 
leakage is more than 60 db below the received carrier 
with the chopper operating. 
FIG. 8 illustrates an exemplary implementation of the 
arithmetic unit 68. The other arithmetic unit is identical. 
Synchronization and delay flip-flops FF, and FF, are 45 
included to align the coder and chopper sample times 
with those of the A/D converter which is sampling the 
receiver’s I.F. camer. The 4 bits from the A D  con- 
verter are simultaneously strobed into a hold register 80 
which provides inputs to a 4-bit adder 81. During the 50 
next sample time, these will either add the new sample 
to or subtract it from previous values accumulated in 
output registers 82 and 83. At the conclusion of the 
add-subtract cycle, the result is transferred to the first of 55  
the two output registers. 
Two registers are required to implement the alternate 
sampling. Assuming an initial condition wherein the 
registers are cleared, the first sample, Al ,  is added or 
Unlike earlier systems which had narrow band filters, 20 
12 
3. Ai 
i=i 
while the other holds 
2 . B i  
i=i 
Since the two output registers contain only 4 bits and 
the samples are collected at a 40 MHz rate, additional 
storage is required. The accumulators 71-74 (FIG. 7) 
each consist of 20 stage up-down counters. When the 
arithmetic operation results in a carry from the least 
significant 4 bits, an appropriate count command is 
generated and supplied to the proper accumulator. 
Three possible alternatives exist. The accumulator may 
add to, subtract from, or retain its present value. This 
decision depends upon the adders carry output, the sign 
of the present sample, and the status of the adder 81 
(add or subtract) as determined by the flip-flop FF2 
Two control bits SI and S2 are generated by count con- 
trol unit 84 and used to select the count mode of the 
accumulator 71, for example, according to the follow- 
ing table 
SI s2 MODE 
0 0 Hold (stop count) 
0 1 Increment (wunt up) 
1 0 Decrement (wunt down) 
1 1 Hold (stop count) 
The logic of the count control unit 84 can be expressed 
as 
S, = CARRY 
S2=Add-SIGN+ A d d . =  
Similar control bits are generated for the accumulator 
73. The control bits for both the accumulators are 
stored for one 40 MHz clock period in the count control 
unit 84. During the subsequent clock cycle they are 
used to retain or change the contents of the accumula- 
tors. 
From the foregoing discussion regarding the arithme- 
tic unit shown in FIG. 8, it is evident that, although 
sampling is at a 40 MHz rate, the collection of 
5, Ai 
i = i  
and 
2 , B i  
i=r 
subtracted into the first output register. Thereafter, the 60 
second sample, B1, is likewise transferred to the first proceeds at one half that speed. Reference to the 20 
output register while sample A1 is shifted to the second MHz and 40 MHz waveforms on FIG. 6 will clarify the 
register. Note that A1 is now available at the second operation. Note that samples are taken during the posi- 
input to the adder. Thus, when sample A2 is taken, it tive portion of the 40 MHz period and held while in the 
can be combined with sample A1 and stored in the first 65 negative part. The arithmetic operation takes place 
register while sample B1 is shifted to the second regis- during this negative period with the result stable and 
ter. This process continues such that one register con- ready to be used by the following positive transition. 
tains Since 
I 
13 
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n n 
L Aiand .2 Bi 
i=0 I=o 
must be separate in order to compute the 10 MHz I.F. 
carrier's phase, it is necessary to provide two accumula- 
tors. The 20 MHz clock can be used to steer the data to 
the proper accumulator as shown in FIG. 7. During the 
negative half cycle data is guided to accumulator A and 
the positive half cycle data is guided to accumulator B. 
However, the above explanation is only illustrative of 
the principal of operation. The existence of a register in 
the Count control unit 82 (FIG. 8) has the effect of 
delaying accumulation by an additional 40 MHz clock 
period (the clock period of the flip-flops FFI and FF3. 
Such a register provides insurance against timing prob- 
lems which can occur when data is transferred from the 
arithmetic unit to the accumulators. 
Returning to the diagram of FIG. 7, it can be seen 
that accumulator B receives the 20 MHz clock whereas 
the complement, 20 MHz, is directed to accumulator A. 
The data is thus steered to A or B depending upon the 
clock's phase. Note also that because these clocks are 
derived from a phase-locked loop, wherein a definite 
and certain phase relationship exists between all clocks 
and the 10 MHz reference, it is impossible for the sam- 
ples to be directed to the improper accumulator. 
Data is accumulated continuously in the accumula- 
tors. At 10 ms intervals the computer issues a register 
5 
10 
15 
20 
25 
transfer command causing the most significant 16 bits of 30 
the counter to be transferred to a hold register for input 
to the computer. Only 16 rather than all 20 bits are 
transferred since they provide adequate precision and 
facilitate data transfer to a 16-bit computer, such as the 
Digital Equipment Corporation PDP-11/20. 
Accumulator contents are transferred to the hold 
registers simultaneously for all channels at the conclu- 
sion of a 10 MHz cycle. Referring to FIG. 6, this means 
that contents of Register A is transferred following 
sample A2n, and that of Register B is transferred fol- 
lowing sample B2n where the sample number, n, will be 
the same for both transfers. This amounts to simulta- 
neous sampling and forecloses errors due to nonuniform 
sample intervals or samples representing partial cycles. 
Corresponding bits from all hold registers are bussed 
in common for transfer to the computer. Individual gate 
controls on the hold registers allow sequential transfer 
of data from a hold register into the computer via the 
data bus. Numerical data accumulated in these hold 
registers represent the degree of correlation between 
the received ranging code and the receiver codes. Using 
this information the phase of the received ranging code, 
and hence the range, can be computed in the computer. 
Although particular embodiments of the invention 
have been illustrated and described herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art, and that the basic con- 
cept of the invention may be practiced in still other 
applications. For example, in telemetry of analog data 
from a remote station, such as an oil field, to a central 
station, the central station may transmit a reading code 
to a transponder which returns the reading code after a 
delay proportional to the amplitude of an analog signal 
from a transducer. The central station may demodulate 
and correlate the reading code to determine the delay, 
and thus determine the value of the analog signal with a 
high degree of accuracy. For more than one transducer, 
the transponder may return a number of reading codes 
35 
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on carriers of different frequencies, one for each trans- 
ducer. Consequently, it is intended that the claims cover 
such modifications and variations. 
What is claimed is: 
1. Apparatus for demodulation of a code modulated 
signal having a predetermined frequency and for corre- 
lation of the demodulated signal with a reference code, 
comprising 
means for sampling said code modulated signal at a 
frequency four times said predetermined frequency 
and for converting each sample to digital form, 
thereby to produce four equally spaced successive 
samples Al ,  B1, A2 and B2 in digital form for each 
cycle of said modulated signal, 
four separate means for accumulating multiplication 
products of M1 and M2 with said samples in digital 
form thereby to produce four sums according to 
the following equations: 
Sl,=I:(Al  -AZ)Ml Sl,=L(Al-A2)MZ 
r t 
S Z , = Z ( B I - B 2 ) M l  S?.Q=L(Bl-B2)ML 
r t 
where M1 is a reference signal at said predetermined 
frequency multiplied by said reference code, and M2 is 
said reference signal multiplied by said reference code 
delayed one quarter of a cycle, 
means for computing inphase and quadrature correla- 
tion functions I and Q, respectively, from said sums 
in accordance with the following equations: 
I = Slr cos a - SZI sin a 
Q = SI* cos a - SZ, sin a 
where sin a and cos a are determined at the start of 
demodulation operations according to the following ' 
equations: 
while both multipliers M1 and M2 are made to be equal 
to said reference signal, and 
means for making both multipliers M1 and M2 equal 
to said reference by setting said reference code and 
said reference code delayed one quarter of a cycle 
equal to 1 at the start of demodulation and correla- 
tion operations while sin a and cos a are being 
determined. 
2. Apparatus as defined in claim 1 wherein said means 
for sampling said code modulated signal is comprised of 
means for multiplying said reference signal by four and 
means responsive to the resulting higher frequency 
signal for timing the samples so that said four equally 
spaced samples all occur at the same phases on succes- 
sive cycles of the code modulated signal. 
3. Apparatus as defined in claim 2 wherein said four 
separate means for accumulating samples in digital form 
are synchronized by a timing signal at half the fre- 
quency of said higher frequency signal, and means re- 
sponsive to said timing signal for routing samples A1 
and A2 to both means for accumulating the sums SII 
and S1, and means responsive to the complement of 
said timing signal for routing samples B1 and B2 to both 
means for accumulating the sums SZI and S2, 
4.1 12,497 I -  
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4. Apparatus as defined in claim 3 wherein said timing 
signal, and its complement, and said higher frequency 
signal, are coherently produced by said frequency mul- 
tiplying means from said reference signal to maintain 
phase coherence of all sampling and accumulating oper- 
ations with respect to said four samples of each cycle of 
said code modulated signal. 
5. Apparatus for demodulation of a code modulated 
signal having a predetermined frequency, and for corre- 
lation of the demodulated signal with a reference code, 
comprising 
means for sampling said code modulated signal at a 
frequency four times said predetermined frequency 
in response to a sampling control signal, said sam- 
pling means including means for converting each 
sample to digital form, 
means responsive to a reference signal at said prede- 
termined frequency for producing said sampling 
control signal so that four equally spaced samples 
Al, B1, A2 and B2 all occur at the same phases of 
successive cycles of said code modulated signal, 
and 
means for accumulating multiplication products of 
M1 and M2 with said samples in digital form in two 
pairs to form the difference of samples A1 and A2, 
and the difference of samples B1 and B2 in each of 
two channels by adding or subtracting each succes- 
sive sample in accordance with a first multiplier 
M1 comprised of the product of a reference code 
and a squarewave signal at said predetermined 
frequency, and a second multiplier M2 comprised 
of the product of said reference code delayed one 
quarter of a cycle of said squarewave signal to form 
four sums according to the following equations: 
S1, = I: (A1 - A2) M1 SlQ = I: (A1 - A2) M2 
S2,=L(El-B2)Ml  S Q = L ( E l - B 2 ) M 2  
t 
t t 
and means for computing inphase and quadrature 
correlation functions I and Q, respectively, from 
said sums in accordance with the following equa- 
tions: 
I = S1, cos a - SZI sin a 
Q = Slo cos a - S ~ Q  sin a 
where sin a and cos a are determined at the start of 
demodulation and correlation operations according to 
the following equations: 
5 
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while said reference code and said reference code de- 
6. Apparatus as defmed in claim 5 wherein each of 
said first and second multipliers are further comprised 
of a squarewave chopper signal of low frequency such 
that each chopper cycle spans a number of cycles of 
said code modulated signal. 
7. Apparatus for demodulation and correlation of a 
binary code modulated signal with a reference binary 
code, said signal being at a predetermined frequency 
greater than the pulse rate of said binary code, compris- 
layed are both set equal to one. 55 
16 
B1, A2 and B2 in digital form are obtained at the 
same phases of said code modulated signal during 
successive cycles, 
means for accumulating products of M1 and M2 with 
said samples to form four separate sums Sl,, S2,, 
SIQand S2p according to the following equations: 
S l , = Z ( A l - A 2 ) M l  Sl ,=Z(Al  -A2)ML 
t t 
t i 
S2,= L (E1 - 82)Ml S2Q= Z(B1- E 2 ) M L  
where M1 is the product of a reference signal at the 
same frequency as said code modulated signal and said 
reference code, and M2 is the product of said reference 
signal and of said reference code delayed one quarter of 
a cycle of said reference signal, and 
means for computing inphase and quadrature correla- 
tion functions I and Q in accordance with the fol- 
lowing equations: 
I = Slr cos a - S2, sin a 
Q = S10 cos a - SZq sin a 
where sin a and cos a are determined in advance by 
forcing said reference code to 1 for both multipliers M1 
and M2 while producing said sums and computing 
8. Apparatus as defined in claim 7 wherein each of 
said multipliers M1 and M2 is a product of a square- 
wave chopper signal in addition to said reference signal 
and said reference code, and said chopper is of a low 
frequency so that each cycle spans a number of cycles 
of said reference code. 
9. Apparatus as defined in claim 7 wherein said means 
for sampling said code modulated signal is comprised of 
means for multiplying said reference signal by four and 
means responsive to the resulting higher frequency 
signal for timing the samples so that said four equally 
spaced samples occur at the same phases on successive 
cycles of the code modulated signal. 
10. Apparatus as defined in claim 9 wherein said 
means for accumulating products is synchronized by a 
timing signal at half the frequency of said higher fre- 
quency signal, and means responsive to said timing 
signal for routing samples A1 and A2 to form the sepa- 
rate sums SII and Sip, and means responsive to the 
complement of said timing signal for routing samples B1 
and B2 to form the separate sums S2,and S2, 
11. Apparatus as defined in claim 10 wherein said 
timing signal, and its complement, and said higher fre- 
quency signal, are coherently produced by said fre- 
quency multiplying means from said reference signal to 
maintain phase coherence of all sampling and accumu- 
lating operations with respect to said four samples of 
each cycle of said code modulated signal. 
12. Apparatus as defined in claim 11 wherein said 
means for accumulating products is comprised of two 
arithmetic units and four accumulators, one arithmetic 
unit for both sums S11 and S2, under control of said 
multiplier M1 and one arithmetic unit for both sums 
s1Q and s2Q under control of said multiplier M2 with 
routing of each sample to be added or subtracted to 
ing each of two paired sums S11 and Slq under control of 
means for sampling said code modulated signal at 65 timing signal and to each of two pared sums S21yd 
s2Q under control of the complement of said timing 
signal. 
four equally spaced intervals of each cycle of said 
code modulated signal, and for converting each 
sample to digital form, whereby four samples Al, * * * * *  
